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Abstract
Techniques for modelling reconﬁgurable computing hardware using a process algebra are given. Dynamically
changing hardware is modelled using a process algebra with dynamic sorts, where the sort changes through
time. A programming technique based on this dynamic structure process algebra is outlined.
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1 Introduction
Digital hardware is a natural application domain for process algebra given that
circuits exhibit inherently concurrent behaviour, possibly massive concurrency. The
impetus for modelling and verifying digital hardware resulted in the development
of a process calculus with features inﬂuenced by concepts inherent in digital logic.
This exercise was heavily inﬂuenced by the work of Robin Milner, on CCS [11] and
its precursor [10], and resulted in the development of the circuit calculus known as
Circal [6].
In 1990 a number of us at the University of Strathclyde in Glasgow wished to
use ﬁeld programmable gate arrays (FPGAs) as the enabling technology for a new
computer architecture which could be programmed as a custom machine for sim-
ulating spatially distributed, highly concurrent applications. The underlying idea
was fairly straightforward; we would map systems which exhibited large amounts of
ﬁne-grained concurrency and local interconnections onto an FPGA-based architec-
ture. The resulting conﬁguration provided us with a customised hardware simulator
for physical systems, such as ﬂuid ﬂow, with a 1-1 correspondence between physical
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components and an area of digital logic which implements its model. Such architec-
tures are now known as reconﬁgurable computers e.g. [9,1]. It was felt that Circal
was a suitable language with which to prescribe a system to be realised as hardware,
rather than as a language to model previously designed circuitry. Process algebra
allows us to describe systems of interacting automata, with each automaton being
described by a process. This is the basis of techniques for compiling from process
algebra to FPGA logic, described in [3,2]. The appropriateness of using process
algebra to programme reconﬁgurable computers is examined in [5].
Reconﬁgurable computing diﬀers from the classical von Neumann computing
paradigm in that a program does not reside in memory but rather an application is
realised directly in digital logic. As this logic is repeatedly programmable then the
underlying FPGA platform may be instantiated to create diﬀerent custom computer
realisations for each distinct application. Furthermore, certain FPGA technologies
are dynamically reconﬁgurable in that part of the FPGA logic may be reconﬁgured
while another part is running. That is, our programmable hardware can be modiﬁed
as it runs and, furthermore, it has the potential to be self-modifying, a concept which
has traditionally been considered anathema in the software world, as described
by Tony Hoare [4]. Dynamic reconﬁguration thus allows the hardware structure
to change at run-time, in contrast to traditional computing systems with ﬁxed
structure. The need to programme dynamically changing hardware structure has
then lead to the introduction of dynamic structure Circal (dsCircal) [8].
Circal is static in that we may only model systems with a ﬁxed structure; this
is adequate for modelling many types of systems, such as digital hardware [7] and
even road networks [9]. The notion of a ﬁxed, static sort has been extensively used
to represent the structure of concurrent systems with a ﬁxed topology. The concept
was introduced in [10], with this early work leading to the development of both CCS
and Circal. The notion of sort is signiﬁcant in Circal since the Circal composition
operator is dependent on the sort of its operands.
A system of processes composed together adopts the structural synthesis conven-
tion that similarly named ports will link together. Processes change state following
the synchronised occurrence of actions over all similarly named ports. Thus we have
state changes caused by the occurrence of actions which guard the new states. We
extend this concept to one where guarding actions can also control the change in pro-
cess structure. That is, not just into a new state retaining the same structure, but
into a new process with quite distinct structure. The structure can therefore change
through time under the controlling inﬂuence of other processes in the environment.
This is the concept of dynamic sort. Dynamic structure Circal then diﬀers from
Circal in that it allows the sort of a process to (possibly) evolve through time under
the control of suitable actions. The sort of a process is explicitly represented as a
vector of labels which is juxta-positioned with the corresponding process identiﬁer,
as with a simple process with static structure deﬁned by:
P 〈a, b〉 def= aP1 + bP2(1)
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Here we assume that renewal processes P1 and P2, which are deﬁned elsewhere,
have the same static sort, namely 〈a, b〉. But suppose we have a process named Q
which “starts” with the same sort but which after event b changes into a process
with sort 〈c, d, e〉, then we may have:
Q 〈a, b〉 def= aQ1 + bQ2 〈c, d, e〉(2)
where
Q2 〈c, d, e〉 def= (c, d)Δφ + eQ 〈a, b〉(3)
This captures a process Q2 which responds to a simultaneous action (c, d) by
becoming extinct (the null process Δ with the empty sort) and to an e event by
recursing back to Q.
2 A Simple Dynamic Structure
Given a system of three processes A,B and C deﬁned by:
A 〈a, p〉 def= aA + pA(4)
where
B 〈p, t1〉 def= pB + t1B1 〈q, t2〉(5)
B1 〈q, t2〉 def= qB1 + t2B 〈p, t1〉(6)
C 〈c, q〉 def= cC1 + qC(7)
A system constructed from these three processes may then be deﬁned as follows:
SY S 〈a, p, c, q, t1〉 def= A 〈a, p〉 ∗ B 〈p, t1〉 ∗ C 〈c, q〉(8)
Processes A and C have static structure, that is, their sort remains ﬁxed through
time. Only process B has dynamic sort which can change (initially) as a result of
an externally generated action on port t1. Action t1, therefore acts as a trigger
action causing process B to evolve into process B1, whose sort is diﬀerent. Process
B1 can react to action t2, also generated externally, and toggle back to its original
incarnation as process B. The change of structure, caused by trigger actions on
process B, causes the structure of the system SY S to change. As B evolves into
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B1, as a consequence of action t1, the p link disappears simultaneously with the
appearance of a q link. Action t2 in B2 causes the reverse to occur. This evolution
between two distinct system structures, and its potential to evolve back to the
original conﬁguration, is pictured in the following ﬁgure:
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Notice that while our system has dynamic structure, this is in terms of changing
interconnect over a ﬁxed number of processes, three in this case. For dynamic
reconﬁguration in hardware we also require process creation, extinction and possibly
mobility and so also the creation and destruction of their interconnecting links. The
creation and destruction of processes may also take place under the control of actions
occurring on speciﬁc control ports.
3 Programming Reconﬁgurable Hardware
In von Neumann computation the sequential behaviour of an executing processor
generally manipulates input data into output data by following a sequence of ac-
tivities described by the programming language. The program, its compiler and
the design of the microprocessor which ultimately determines the behaviour of the
executing code. In a concurrent world, one where computation is eﬀected by a
direct mapping into programmable digital logic, a similar situation also exists. In
this case we may also use a language to describe computation with the language di-
rectly supporting the concurrent interactions over dynamic structures, as captured
by the dsCircal syntax. Again code will execute but rather than imagine dsCircal
fragments being compiled and executed on sequential computers, we will focus on
the realisation of the encoded behaviour directly in digital logic
Blocks of FPGA logic cells will be allocated and conﬁgured to perform the
functional behaviour of a ﬁxed structure; that is, the behaviour captured by in-
terconnected processes which do not change their structure for a given period of
time. Hence they retain a ﬁxed sort for that period of time. During that period
quite distinct behaviour may be realised as the process evolves through a ﬁnite set
of states. However, any interaction between this process and its environment will
occur though the ﬁxed set of ports denoted by its sort.
When our processes have dynamic sort then we can have a process P which
changes into another Q with a totally diﬀerent structure, following the occurrence
of a guarding action. We may realise the behaviour encoded in such a dsCircal
process as follows:
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INTERMEDIATE FORMTEXTUAL DESCRIPTION DIGITAL HARDWARE REALISATION
dsCircal process configuration logic block corresponding gene
We may imagine that available FPGA logic is limited and that only the con-
ﬁguration block for process P may be realised. An encoding of sub-process Q will
reside in a suitably identiﬁed memory location. When the enabling action occurs
causing process P to evolve to the structurally (and behaviourally) distinct process
Q, the conﬁguration realising Q will be constructed from the encoding residing in
memory. This new conﬁguration will overlay the conﬁguration block for P , hence
our machine will be dynamically reconﬁgured as behaviour passes from P to Q with
process P itself causing the reconﬁguration as it evolves from P into Q. The data
necessary to reconﬁgure a block of FPGA cells consists of a stream or sequence of
bits. This bit stream is loaded into RAM where each memory location controls a
corresponding part of the programmable gate array of the FPGA. This is used to
select the logical functionality of the underlying, primitive conﬁgurable unit, often a
gate or simple ALU, while also selecting the interconnectivity between such conﬁg-
urable logic building blocks. As with dsCircal, both the set of primitive agents, the
conﬁgurable logic blocks, and their connective structure is dynamic and can change
through time.
The process encoding residing at a location is known as a process gene, or gene for
short. Just as a strand of DNA encodes or maps how proteins are constructed from
sequences of amino acids, so our process gene encodes how the hardware building
blocks of our underlying FPGA technology are constructed such that when they
become active they realise the desired behaviour. The analogy with genetics is even
stronger since DNA also encodes temporal information in that only part of a DNA
strand may be responsible for the construction of a current protein and this protein
may change under the control of the DNA encoding. The particular choice and
ordering of occurrence of the amino acids determines how they combine and hence
determines the structure of the constructed protein.
The compilation from process expression to realisation in FPGA hardware is
pictured as follows:
A process generator function takes a process encoding gene and produces the
hardware which directly realises the corresponding process behaviour.
Genes are active data and when interpreted result in an object, such as a block
of conﬁgurable FPGA logic, which exhibits active behaviour. The ability to store
genes at a location and to fetch a copy of the gene on demand permits us to com-
municate process encodings. Thus the active digital hardware implementations of
two processes may communicate a third process from one to the other, by sending
its identiﬁer name to the receiving process. This identiﬁer name is then used by
the receiver to “nlock the corresponding location” and extract the contained gene.
This gene may then be used by the receiver and a process generator to produce the
implementation of the communicated process as a conﬁguration logic block. This
active data, namely the hardware realisation of the communicated process, will then
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be capable of execution as required.
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